Combined Random Number Generator on Programmable Logic Integrated Circuits

A. A. Ivaniuk ()

Digital Transformation, 2023, vol. 29, issue 1

Abstract: The paper shows the practical possibility of implementing random number generators on field programmable gate arrays (FPGA) by combining various physically unclonable functions. A compact and scalable scheme of a digital random number source based on an asynchronous flip-flop of the D-type is proposed, which combines the characteristics of a static memory physically unclonable functions and a ring oscillator physically unclonable functions. Unlike existing random number generators, the proposed scheme can be used to solve the problem of unclonable identification of digital devices. The article presents experimental results obtained by the proposed generator circuit based on the FPGA Xilinx Zynq. The main modes of operation, probabilistic and statistical characteristics of numerical sequences, generated by the proposed scheme are described.

Date: 2023
References: Add references at CitEc
Citations:

Downloads: (external link)
https://dt.bsuir.by/jour/article/viewFile/739/273 (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:abx:journl:y:2023:id:739

DOI: 10.35596/1729-7648-2023-29-1-36-47

Access Statistics for this article

More articles in Digital Transformation from Educational Establishment “Belarusian State University of Informatics and Radioelectronicsâ€
Bibliographic data for series maintained by Ð ÐµÐ´Ð°ÐºÑ†Ð¸Ñ ().