12-Bit High Speed Direct Digital Frequency Synthesizer Based on Pipelining Phase Accumulator Design

Salah Hasan Ibrahim, Sawal Hamid Md Ali and Md. Shabiul Islam

Journal of Asian Scientific Research, 2012, vol. 2, issue 11, 667-672

Abstract: This paper presents high speed direct digital frequency synthesizer (DDFS) based on pipelining phase accumulator (PA). The proposed 12-bit PA contains three pipelining stages with 4-bit carry-lookahead adder (CLA) with the carries ripple between these stages. Comparing results between similar phase accumulator designed with ripple carry adder on, Cyclone III FPGA platform reveals that the proposed phase accumulator runs approximately 10.5% and 13% faster than conventional phase accumulator in approximately for 12-bit and 18-bit respectively.

Keywords: Direct digital frequency synthesizer (DDFS); Carry-lookahead adder (CLA); Ripple carry adder (RCA) (search for similar items in EconPapers)
Date: 2012
References: Add references at CitEc
Citations:

Downloads: (external link)
https://archive.aessweb.com/index.php/5003/article/view/3411/5450 (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:asi:joasrj:v:2:y:2012:i:11:p:667-672:id:3411

Access Statistics for this article

More articles in Journal of Asian Scientific Research from Asian Economic and Social Society
Bibliographic data for series maintained by Robert Allen ().