Inverter Dead-Time Elimination for Reducing Harmonic Distortion and Improving Power Quality

R Narmatha and T Govindaraj

Journal of Asian Scientific Research, 2013, vol. 3, issue 3, 247-257

Abstract: Numerous studies have been presented to eliminate dead-time effect. This paper will present a dead-time elimination scheme for a sinusoidal pulse width modulation (SPWM) controlled inverter. In comparison to using expensive current sensor, this method precisely determine the load current polarity by detecting the terminal voltage of the antiparallel diode of power devices. The presented scheme includes the freewheeling current polarity detection circuit and the PWM control generator without dead-time. This method significantly reduces the output voltage loss, harmonic distortion and improves quality of power. Simulation results are given to demonstrate the effectiveness of the dead-time elimination scheme.

Keywords: Dead time elimination; Sinusoidal pulse width modulation (SPWM). (search for similar items in EconPapers)
Date: 2013
References: Add references at CitEc
Citations:

Downloads: (external link)
https://archive.aessweb.com/index.php/5003/article/view/3472/5530 (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:asi:joasrj:v:3:y:2013:i:3:p:247-257:id:3472

Access Statistics for this article

More articles in Journal of Asian Scientific Research from Asian Economic and Social Society
Bibliographic data for series maintained by Robert Allen ().