EconPapers    
Economics at your fingertips  
 

Design and Implementation of MIPS Processor for LU Decomposition based on FPGA

Rusul Saad Khalil and Safaa S. Omran
Additional contact information
Rusul Saad Khalil: Middle Technical University, Iraq.
Safaa S. Omran: Middle Technical University, Iraq.

European Journal of Electrical Engineering and Computer Science, 2020, vol. 4, issue 3

Abstract: The solution for a set of liner equations require to find the matrix inverse of a square matrix with same number of the linear equations, this operation require many mathematical calculations. To solve this problem, LU decomposition for the matrix is used, which computes two matrices, a lower triangle matrix and an upper triangle matrix. In this, paper a design for 32-bits MIPS (microprocessor without interlocked pipelined stages) processor with the required instructions that used to calculate the LU matrices. The design implemented using VHDL (Very high speed integrated circuit hardware description language) then integrated with FPGA (Field Programmable Gate Arrays) Xilinx Spartan 6. The results for the different parts of the processor are resented in the form of test bench waveform and the architecture of the system is demonstrated and the results was matched with theoretical results.

Keywords: Field Programmable Gate Array (FPGA); LU decomposition; VHDL; MIPS Processor. (search for similar items in EconPapers)
Date: 2020
References: Add references at CitEc
Citations:

Downloads: (external link)
https://eu-opensci.org/index.php/ejece/article/view/19209 Abstract page (text/html)
https://eu-opensci.org/index.php/ejece/article/download/19209/11102 Full text (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:epw:ejece0:v:4:y:2020:i:3:id:19209

DOI: 10.24018/ejece.2020.4.3.209

Access Statistics for this article

More articles in European Journal of Electrical Engineering and Computer Science from European Open Science
Bibliographic data for series maintained by support ().

 
Page updated 2026-06-22
Handle: RePEc:epw:ejece0:v:4:y:2020:i:3:id:19209