Energy Efficiency Evaluation of Dynamic Partial Reconfiguration in Field Programmable Gate Arrays: An Experimental Case Study

Vincenzo Conti, Leonardo Rundo, Giuseppe Dario Billeci, Carmelo Militello and Salvatore Vitabile
Additional contact information
Vincenzo Conti: Faculty of Engineering and Architecture, University of Enna KORE, 94100 Enna, Italy
Leonardo Rundo: Department of Informatics, Systems and Communication (DISCo), University of Milano-Bicocca, 20126 Milan, Italy
Giuseppe Dario Billeci: Faculty of Engineering and Architecture, University of Enna KORE, 94100 Enna, Italy
Carmelo Militello: Institute of Molecular Bioimaging and Physiology (IBFM), Italian National Research Council (CNR), 90015 Cefalù, Italy
Salvatore Vitabile: Department of Biopathology and Medical Biotechnologies (DIBIMED), University of Palermo, 90133 Palermo, Italy

Energies, 2018, vol. 11, issue 4, 1-22

Abstract: Both computational performances and energy efficiency are required for the development of any mobile or embedded information processing system. The Internet of Things (IoT) is the latest evolution of these systems, paving the way for advancements in ubiquitous computing. In a context in which a large amount of data is often analyzed and processed, it is mandatory to adapt node logic and processing capabilities with respect to the available energy resources. This paper investigates under which conditions a partially reconfigurable hardware accelerator can provide energy saving in complex processing tasks. The paper also presents a useful analysis of how the dynamic partial reconfiguration technique can be used to enable energy efficiency in a generic IoT node that exploits a Field Programmable Gate Array (FPGA) device. Furthermore, this work introduces a hardware infrastructure and new energy metrics tailored for the energy efficiency evaluation of the dynamic partial reconfiguration process in embedded FPGA based devices. Exploiting the ability of reconfiguring circuit portions at runtime, the latest generation of FPGAs can be used to foster a better balance between energy consumption and performance. More specifically, the design methodology for the implemented digital signal processing application was adapted for the ZedBoard. To this aim, a case study of a video filtering system is proposed and analyzed by dynamically loading three different hardware filters from the management software running on a Linux-based device. With more details, the presented analytical framework allows for a direct comparison between the energy efficiency of a dynamic partially reconfigurable device and a static non-reconfigurable one. The estimated timing conditions that allow the dynamic partially reconfigurable process to achieve relevant energy efficiency with respect to the corresponding static architecture are also outlined.

Keywords: energy efficiency; dynamic partial reconfiguration; Field Programmable Gate Array; digital signal processing; video filtering (search for similar items in EconPapers)
JEL-codes: Q Q0 Q4 Q40 Q41 Q42 Q43 Q47 Q48 Q49 (search for similar items in EconPapers)
Date: 2018
References: View references in EconPapers View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1996-1073/11/4/739/pdf (application/pdf)
https://www.mdpi.com/1996-1073/11/4/739/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jeners:v:11:y:2018:i:4:p:739-:d:137926

Access Statistics for this article

Energies is currently edited by Ms. Agatha Cao

More articles in Energies from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().