Performance of Parallel Connected SiC MOSFETs under Short Circuits Conditions

Ruizhu Wu, Simon Mendy, Nereus Agbo, Jose Ortiz Gonzalez, Saeed Jahdi and Olayiwola Alatise
Additional contact information
Ruizhu Wu: School of Engineering, University of Warwick, Coventry CV4 7AL, UK
Simon Mendy: School of Engineering, University of Warwick, Coventry CV4 7AL, UK
Nereus Agbo: School of Engineering, University of Warwick, Coventry CV4 7AL, UK
Jose Ortiz Gonzalez: School of Engineering, University of Warwick, Coventry CV4 7AL, UK
Saeed Jahdi: Department of Electrical & Electronic Engineering, University of Bristol, Bristol BS8 1TH, UK
Olayiwola Alatise: School of Engineering, University of Warwick, Coventry CV4 7AL, UK

Energies, 2021, vol. 14, issue 20, 1-16

Abstract: This paper investigates the impact of parameter variation between parallel connected SiC MOSFETs on short circuit (SC) performance. SC tests are performed on parallel connected devices with different switching rates, junction temperatures and threshold voltages ( V TH ). The results show that V TH variation is the most critical factor affecting reduced robustness of parallel devices under SC. The SC current conducted per device is shown to increase under parallel connection compared to single device measurements. V TH shift from bias–temperature–instability (BTI) is known to occur in SiC MOSFETs, hence this paper combines BTI and SC tests. The results show that a positive V GS stress on the gate before the SC measurement reduces the peak SC current by a magnitude that is proportional to V GS stress time. Repeating the measurements at elevated temperatures reduces the time dependency of the V TH shift, thereby indicating thermal acceleration of negative charge trapping. V TH recovery is also observed using SC measurements. Similar measurements are performed on Si IGBTs with no observable impact of V GS stress on SC measurements. In conclusion, a test methodology for investigating the impact of BTI on SC characteristics is presented along with key results showing the electrothermal dynamics of parallel devices under SC conditions.

Keywords: bias temperature instability; SiC MOSFETs; short circuit measurements; threshold voltage shift (search for similar items in EconPapers)
JEL-codes: Q Q0 Q4 Q40 Q41 Q42 Q43 Q47 Q48 Q49 (search for similar items in EconPapers)
Date: 2021
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1996-1073/14/20/6834/pdf (application/pdf)
https://www.mdpi.com/1996-1073/14/20/6834/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jeners:v:14:y:2021:i:20:p:6834-:d:659649

Access Statistics for this article

Energies is currently edited by Ms. Agatha Cao

More articles in Energies from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().