EconPapers    
Economics at your fingertips  
 

FPGA-Based Cost-Effective and Resource Optimized Solution of Predictive Direct Current Control for Power Converters

Deepa Sankar, Lakshmi Syamala, Babu Chembathu Ayyappan and Mathew Kallarackal
Additional contact information
Deepa Sankar: Division of Electrical Engineering, Cochin University of Science and Technology, Ernakulam 682022, India
Lakshmi Syamala: Department of Electronics and Communication Engineering, Mar Athanasius College of Engineering, Kothamangalam 686666, India
Babu Chembathu Ayyappan: Division of Electrical Engineering, Cochin University of Science and Technology, Ernakulam 682022, India
Mathew Kallarackal: Department of Electronics and Communication Engineering, Mar Athanasius College of Engineering, Kothamangalam 686666, India

Energies, 2021, vol. 14, issue 22, 1-26

Abstract: Recent advances in power converter applications with highly demanding control goals require the efficient implementation of superior control strategies. However, the real-time application of such control strategies demands high computational power that necessitates efficient digital controllers like field programmable gate array (FPGA). The inherent parallelism offered by FPGAs minimizes the execution time and exhibits an excellent cost-performance trade-off. In addition, rapid advancements in FPGA technology with a broad portfolio of intellectual property (IP) cores, design tools, and robust embedded processors resulted in a design paradigm shift. This article proposes a low-cost solution for the resource-optimized implementation of dynamic, highly accurate, and computationally intensive finite state-predictive direct current control (FS-PDCC). The challenges for implementing complex control algorithms for power converters are discussed in detail, and the control is implemented in Intel’s low-cost non-volatile FPGA-MAX ® 10. An efficient design methodology using finite state machine (FSM) is adopted to achieve time/resource-efficient implementation. The parallel and pipelined architecture of FPGA provides better resource utilization with high execution speed. The experimental results prove the efficiency of FPGA-based cost-effective solutions that offer superior performance with better output quality.

Keywords: field programmable gate array; intellectual property core; finite control set model predictive control; finite state machine; resource optimization; voltage source inverter; analog to digital converter (search for similar items in EconPapers)
JEL-codes: Q Q0 Q4 Q40 Q41 Q42 Q43 Q47 Q48 Q49 (search for similar items in EconPapers)
Date: 2021
References: View references in EconPapers View complete reference list from CitEc
Citations: View citations in EconPapers (5)

Downloads: (external link)
https://www.mdpi.com/1996-1073/14/22/7669/pdf (application/pdf)
https://www.mdpi.com/1996-1073/14/22/7669/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jeners:v:14:y:2021:i:22:p:7669-:d:680495

Access Statistics for this article

Energies is currently edited by Ms. Agatha Cao

More articles in Energies from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().

 
Page updated 2025-03-19
Handle: RePEc:gam:jeners:v:14:y:2021:i:22:p:7669-:d:680495