Embedded FPGA Controllers for Current Compensation Based on Modern Power Theories

Nicholas D. de Andrade, Ruben B. Godoy (), Edson A. Batista, Moacyr A. G. de Brito and Rafael L. R. Soares
Additional contact information
Nicholas D. de Andrade: Electrical Engineering Department, Faculty of Engineering, Architecture and Urbanism and Geography—FAENG, Federal University of Mato Grosso do Sul—UFMS, Costa e Silva Avenue, Campo Grande 79070-900, MS, Brazil
Ruben B. Godoy: Electrical Engineering Department, Faculty of Engineering, Architecture and Urbanism and Geography—FAENG, Federal University of Mato Grosso do Sul—UFMS, Costa e Silva Avenue, Campo Grande 79070-900, MS, Brazil
Edson A. Batista: Electrical Engineering Department, Faculty of Engineering, Architecture and Urbanism and Geography—FAENG, Federal University of Mato Grosso do Sul—UFMS, Costa e Silva Avenue, Campo Grande 79070-900, MS, Brazil
Moacyr A. G. de Brito: Electrical Engineering Department, Faculty of Engineering, Architecture and Urbanism and Geography—FAENG, Federal University of Mato Grosso do Sul—UFMS, Costa e Silva Avenue, Campo Grande 79070-900, MS, Brazil
Rafael L. R. Soares: Electrical Engineering Department, Faculty of Engineering, Architecture and Urbanism and Geography—FAENG, Federal University of Mato Grosso do Sul—UFMS, Costa e Silva Avenue, Campo Grande 79070-900, MS, Brazil

Energies, 2022, vol. 15, issue 17, 1-17

Abstract: This work compares the performance of two embedded FPGA controllers that can be used in Active Parallel Power Filters (APPF). Both controllers are validated through the FPGA-in-the-loop (FIL) technique, the algorithm’s synthesis is accomplished using the Quartus II ® platform, and the board used is from Altera ® —Cyclone IV DE2-115. The main difference between the controllers resides in the power theories used to obtain the currents for compensation. The results confirm that the FPGA is a suitable digital device for the parallel operation of multiple compensators and calculation stages, being a viable solution for the requirements imposed in the control of APPF. Furthermore, the effectiveness of the FIL technique for validating the operation of digital circuits and control systems is also confirmed. Finally, a comparison between the processing costs of each of the implemented power theories is presented to guide novel proposals.

Keywords: active parallel power filter; FPGA-in-the-loop; modern power theories (search for similar items in EconPapers)
JEL-codes: Q Q0 Q4 Q40 Q41 Q42 Q43 Q47 Q48 Q49 (search for similar items in EconPapers)
Date: 2022
References: View references in EconPapers View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1996-1073/15/17/6284/pdf (application/pdf)
https://www.mdpi.com/1996-1073/15/17/6284/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jeners:v:15:y:2022:i:17:p:6284-:d:900233

Access Statistics for this article

Energies is currently edited by Ms. Agatha Cao

More articles in Energies from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().