Advanced Single-Phase PLL-Based Transfer Delay Operators: A Comprehensive Review and Optimal Loop Filter Design

Bayan H. Bany Fawaz, Issam A. Smadi (), Saher A. Albatran and Ibrahem E. Atawi
Additional contact information
Bayan H. Bany Fawaz: Department of Electrical Engineering, Jordan University of Science and Technology, Irbid 22110, Jordan
Issam A. Smadi: Department of Electrical Engineering, Jordan University of Science and Technology, Irbid 22110, Jordan
Saher A. Albatran: Department of Electrical Engineering, Jordan University of Science and Technology, Irbid 22110, Jordan
Ibrahem E. Atawi: Department of Electrical Engineering, Faculty of Engineering, University of Tabuk, Tabuk 47512, Saudi Arabia

Energies, 2024, vol. 17, issue 2, 1-44

Abstract: In recent years, several research works have addressed and developed the phase-locked loop (PLL) in single-phase grid-connected converters with different structures and properties. Each has merits and demerits, such as a complex structure, high computational burden, and slow transient response. This paper aims to comprehensively review advanced single-phase PLLs based on transport delay operators to realize signal orthogonality. A deep insight into the PLLs’ small-signal modeling, main characteristics, stability analysis, and loop filter design are provided in this paper. The main advantages and drawbacks are explained for each type of PLL in terms of different performance indexes, such as settling time, estimation error, and ripples in the estimated grid information. This paper also aims to provide optimal tuning and design of the loop filter gains from the large-signal model point of view, including all the nonlinearities, adopting the stochastic optimization method. All simulations are implemented using the MATLAB/Simulink 2018b environment to validate all theoretical analyses of this paper. The sampling and nominal frequencies are set to be 100 kHz and 50 Hz throughout all the simulation studies.

Keywords: DC offset; grid-connected converters; harmonics; optimization; phase-locked loop; quadrature signal generation; single-phase system; synchronization unit; transport delay (search for similar items in EconPapers)
JEL-codes: Q Q0 Q4 Q40 Q41 Q42 Q43 Q47 Q48 Q49 (search for similar items in EconPapers)
Date: 2024
References: View references in EconPapers View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1996-1073/17/2/419/pdf (application/pdf)
https://www.mdpi.com/1996-1073/17/2/419/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jeners:v:17:y:2024:i:2:p:419-:d:1319468

Access Statistics for this article

Energies is currently edited by Ms. Agatha Cao

More articles in Energies from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().