EconPapers    
Economics at your fingertips  
 

Revisiting the High-Performance Reconfigurable Computing for Future Datacenters

Qaiser Ijaz, El-Bay Bourennane, Ali Kashif Bashir and Hira Asghar
Additional contact information
Qaiser Ijaz: ImViA Laboratory, University of Burgundy, 21000 Dijon, France
El-Bay Bourennane: ImViA Laboratory, University of Burgundy, 21000 Dijon, France
Ali Kashif Bashir: Department of Computing and Mathematics, Manchester Metropolitan University, Manchester M15 6BH, UK
Hira Asghar: Department of Computer System Engineering, Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan

Future Internet, 2020, vol. 12, issue 4, 1-21

Abstract: Modern datacenters are reinforcing the computational power and energy efficiency by assimilating field programmable gate arrays (FPGAs). The sustainability of this large-scale integration depends on enabling multi-tenant FPGAs. This requisite amplifies the importance of communication architecture and virtualization method with the required features in order to meet the high-end objective. Consequently, in the last decade, academia and industry proposed several virtualization techniques and hardware architectures for addressing resource management, scheduling, adoptability, segregation, scalability, performance-overhead, availability, programmability, time-to-market, security, and mainly, multitenancy. This paper provides an extensive survey covering three important aspects—discussion on non-standard terms used in existing literature, network-on-chip evaluation choices as a mean to explore the communication architecture, and virtualization methods under latest classification. The purpose is to emphasize the importance of choosing appropriate communication architecture, virtualization technique and standard language to evolve the multi-tenant FPGAs in datacenters. None of the previous surveys encapsulated these aspects in one writing. Open problems are indicated for scientific community as well.

Keywords: FPGA virtualization; datacenters; network on chip; multi tenancy; multi FPGA; reconfigurable computing (search for similar items in EconPapers)
JEL-codes: O3 (search for similar items in EconPapers)
Date: 2020
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1999-5903/12/4/64/pdf (application/pdf)
https://www.mdpi.com/1999-5903/12/4/64/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jftint:v:12:y:2020:i:4:p:64-:d:342074

Access Statistics for this article

Future Internet is currently edited by Ms. Grace You

More articles in Future Internet from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().

 
Page updated 2025-03-19
Handle: RePEc:gam:jftint:v:12:y:2020:i:4:p:64-:d:342074