EconPapers    
Economics at your fingertips  
 

A Unified PUF and Crypto Core Exploiting the Metastability in Latches

Ronaldo Serrano (), Ckristian Duran, Marco Sarmiento, Tuan-Kiet Dang, Trong-Thuc Hoang and Cong-Kha Pham
Additional contact information
Ronaldo Serrano: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan
Ckristian Duran: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan
Marco Sarmiento: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan
Tuan-Kiet Dang: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan
Trong-Thuc Hoang: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan
Cong-Kha Pham: Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan

Future Internet, 2022, vol. 14, issue 10, 1-12

Abstract: Hardware acceleration of cryptography algorithms represents an emerging approach to obtain benefits in terms of speed and side-channel resistance compared to software implementations. In addition, a hardware implementation can provide the possibility of unifying the functionality with some secure primitive, for example, a true random number generator (TRNG) or a physical unclonable function (PUF). This paper presents a unified PUF-ChaCha20 in a field-programmable gate-array (FPGA) implementation. The problems and solutions of the PUF implementation are described, exploiting the metastability in latches. The Xilinx Artix-7 XC7A100TCSG324-1 FPGA implementation occupies 2416 look-up tables (LUTs) and 1026 flips-flops (FFs), reporting a 3.11% area overhead. The PUF exhibits values of 49.15%, 47.52%, and 99.25% for the average uniformity, uniqueness, and reliability, respectively. Finally, ChaCha20 reports a speed of 0.343 cycles per bit with the unified implementation.

Keywords: ChaCha20; PUF; RISC-V (search for similar items in EconPapers)
JEL-codes: O3 (search for similar items in EconPapers)
Date: 2022
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/1999-5903/14/10/298/pdf (application/pdf)
https://www.mdpi.com/1999-5903/14/10/298/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jftint:v:14:y:2022:i:10:p:298-:d:944283

Access Statistics for this article

Future Internet is currently edited by Ms. Grace You

More articles in Future Internet from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().

 
Page updated 2025-03-19
Handle: RePEc:gam:jftint:v:14:y:2022:i:10:p:298-:d:944283