Wafer Delay Minimization in Scheduling Single-Arm Cluster Tools with Two-Space Process Modules

Chengyu Zou, Siwei Zhang (), Shan Zeng, Lei Gu and Jie Li
Additional contact information
Chengyu Zou: Department of Engineering Science, Faculty of Innovation Engineering, Macau University of Science and Technology, Taipa, Macao 999078, China
Siwei Zhang: Department of Engineering Science, Faculty of Innovation Engineering, Macau University of Science and Technology, Taipa, Macao 999078, China
Shan Zeng: Department of Engineering Science, Faculty of Innovation Engineering, Macau University of Science and Technology, Taipa, Macao 999078, China
Lei Gu: Department of Engineering Science, Faculty of Innovation Engineering, Macau University of Science and Technology, Taipa, Macao 999078, China
Jie Li: IKAS Industries Company, Ltd., Chongqing 401120, China

Mathematics, 2024, vol. 12, issue 12, 1-20

Abstract: In semiconductor manufacturing, multi-space process modules (PMs) are adopted in some cluster tools for wafer processing. With multi-space PMs, a PM can have multiple wafers concurrently. Also, the internal chamber in a PM should rotate to make the robot able to load/unload a wafer into/from a space in the PM. This means that the wafer staying time in PMs is affected by both the rotation operations of the internal chambers of PMs and the robot tasks. Thus, minimizing the wafer delay time is quite challenging. In this work, for cluster tools with single-arm robots and two-space PMs, efforts are made for wafer delay minimization in scheduling the tools. Specifically, a two-wafer backward strategy is presented to operate the tools in a steady state. Then, the workloads of each processing step and the robot are analyzed. Further, to find optimal schedules with the objective of minimizing the total wafer delay time, efficient algorithms are established. Finally, case studies show that the wafer delay time at some steps can be totally eliminated by the proposed method. In the meantime, in all cases, the proposed method can work well in reducing the total wafer delay time at all steps.

Keywords: cluster tools; scheduling; semiconductor manufacturing; wafer delay minimization (search for similar items in EconPapers)
JEL-codes: C (search for similar items in EconPapers)
Date: 2024
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
https://www.mdpi.com/2227-7390/12/12/1783/pdf (application/pdf)
https://www.mdpi.com/2227-7390/12/12/1783/ (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:gam:jmathe:v:12:y:2024:i:12:p:1783-:d:1410997

Access Statistics for this article

Mathematics is currently edited by Ms. Emma He

More articles in Mathematics from MDPI
Bibliographic data for series maintained by MDPI Indexing Manager ().