System Level Design of Reconfigurable Server Farms Using Elliptic Curve Cryptography Processor Engines
Sangook Moon and
Jongsu Park
Journal of Applied Mathematics, 2014, vol. 2014, 1-8
Abstract:
As today’s hardware architecture becomes more and more complicated, it is getting harder to modify or improve the microarchitecture of a design in register transfer level (RTL). Consequently, traditional methods we have used to develop a design are not capable of coping with complex designs. In this paper, we suggest a way of designing complex digital logic circuits with a soft and advanced type of SystemVerilog at an electronic system level. We apply the concept of design-and-reuse with a high level of abstraction to implement elliptic curve crypto-processor server farms. With the concept of the superior level of abstraction to the RTL used with the traditional HDL design, we successfully achieved the soft implementation of the crypto-processor server farms as well as robust test bench code with trivial effort in the same simulation environment. Otherwise, it could have required error-prone Verilog simulations for the hardware IPs and other time-consuming jobs such as C/SystemC verification for the software, sacrificing more time and effort. In the design of the elliptic curve cryptography processor engine, we propose a 3X faster GF(2 m ) serial multiplication architecture.
Date: 2014
References: Add references at CitEc
Citations:
Downloads: (external link)
http://downloads.hindawi.com/journals/JAM/2014/390176.pdf (application/pdf)
http://downloads.hindawi.com/journals/JAM/2014/390176.xml (text/xml)
Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.
Export reference: BibTeX
RIS (EndNote, ProCite, RefMan)
HTML/Text
Persistent link: https://EconPapers.repec.org/RePEc:hin:jnljam:390176
DOI: 10.1155/2014/390176
Access Statistics for this article
More articles in Journal of Applied Mathematics from Hindawi
Bibliographic data for series maintained by Mohamed Abdelhakeem ().