Comparative analysis of different Vedic algorithms for 8 × 8 binary multipliers

Anu Mehra, Vinay Verma, Rana Majumdar, Nidhi Gaur, Alok Kumar, Ansh Awasthi and Chanda Pandey

International Journal of Industrial and Systems Engineering, 2019, vol. 33, issue 2, 129-140

Abstract: Multipliers are the basic building blocks of various processors; arithmetic and logical unit and they are widely used in digital signal processing and image processing applications such as convolution, DWT, DCT. In this paper, four separate algorithms for designing binary multipliers are adopted from the ancient Indian Book of Wisdom Sthapatya-veda (an Upa-veda of Atharvaveda). The current work mainly focuses on comparing the power, delay, look up table (LUT), noise margin of different multiplier algorithms using various sutra's of Vedic mathematics which has been implemented on Virtex 7 Board 1.1, using Xilinx Vivado version 14.2.

Keywords: delay; look up table; LUT; power; Vedic multiplier. (search for similar items in EconPapers)
Date: 2019
References: Add references at CitEc
Citations:

Downloads: (external link)
http://www.inderscience.com/link.php?id=102466 (text/html)
Access to full text is restricted to subscribers.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:ids:ijisen:v:33:y:2019:i:2:p:129-140

Access Statistics for this article

More articles in International Journal of Industrial and Systems Engineering from Inderscience Enterprises Ltd
Bibliographic data for series maintained by Sarah Parker ().