EconPapers    
Economics at your fingertips  
 

A neuromorphic processor with on-chip learning for beyond-CMOS device integration

Hugh Greatorex (), Ole Richter, Michele Mastella, Madison Cotteret, Philipp Klein, Maxime Fabre, Arianna Rubino, Willian Soares Girão, Junren Chen, Martin Ziegler, Laura Bégon-Lours, Giacomo Indiveri and Elisabetta Chicca ()
Additional contact information
Hugh Greatorex: Zernike Institute for Advanced Materials, University of Groningen
Ole Richter: Technical University of Denmark
Michele Mastella: Neuronova Ltd.
Madison Cotteret: Zernike Institute for Advanced Materials, University of Groningen
Philipp Klein: Zernike Institute for Advanced Materials, University of Groningen
Maxime Fabre: Zernike Institute for Advanced Materials, University of Groningen
Arianna Rubino: ETH Zurich
Willian Soares Girão: Zernike Institute for Advanced Materials, University of Groningen
Junren Chen: University of Zurich and ETH Zurich
Martin Ziegler: Kiel University
Laura Bégon-Lours: ETH Zurich
Giacomo Indiveri: University of Zurich and ETH Zurich
Elisabetta Chicca: Zernike Institute for Advanced Materials, University of Groningen

Nature Communications, 2025, vol. 16, issue 1, 1-14

Abstract: Abstract Recent advances in memory technologies, devices, and materials have shown great potential for integration into neuromorphic electronic systems. However, a significant gap remains between the development of these materials and the realization of large-scale, fully functional systems. One key challenge is determining which devices and materials are best suited for specific functions and how they can be paired with complementary metal-oxide-semiconductor circuitry. To address this, we present a mixed-signal neuromorphic architecture designed to explore the integration of on-chip learning circuits and novel two- and three-terminal devices. The chip serves as a platform to bridge the gap between silicon-based neuromorphic computation and the latest advancements in emerging devices. In this paper, we demonstrate the readiness of the architecture for device integration through comprehensive measurements and simulations. The processor provides a practical system for testing bio-inspired learning algorithms alongside emerging devices, establishing a tangible link between brain-inspired computation and cutting-edge device research.

Date: 2025
References: Add references at CitEc
Citations:

Downloads: (external link)
https://www.nature.com/articles/s41467-025-61576-6 Abstract (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:nat:natcom:v:16:y:2025:i:1:d:10.1038_s41467-025-61576-6

Ordering information: This journal article can be ordered from
https://www.nature.com/ncomms/

DOI: 10.1038/s41467-025-61576-6

Access Statistics for this article

Nature Communications is currently edited by Nathalie Le Bot, Enda Bergin and Fiona Gillespie

More articles in Nature Communications from Nature
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().

 
Page updated 2025-07-13
Handle: RePEc:nat:natcom:v:16:y:2025:i:1:d:10.1038_s41467-025-61576-6