An Analog VLSI Architecture for High Speed, Low Power Object Tracking

Mehdi Habibi and Masoud Sayedi

International Journal of Distributed Sensor Networks, 2009, vol. 5, issue 6, 675-692

Abstract: Using a two-dimension array of MOSFET switches, a robust, high speed object tracking CMOS sensor is presented. The edges of the image scene are extracted by the in-pixel differential comparators and a region (object) of interest, which is selected by the user, is segmented using the switch network. Tracking is performed by automatic reselection of the desired region. The proposed design presents less sensitivity to threshold adjustments compared to the binarization technique. The processing is mainly performed in analog domain, thus reducing dynamic power dissipation and making the chip ideal for low power applications. The sensor has been designed as a 50 × 50 pixel VLSI CMOS chip in the 0.6 μm technology. Features such as power dissipation, output latency, and operating frequency are reported.

Keywords: CMOS Image Sensor; Object Tracking; Switch Network; Segmentation; Low Power (search for similar items in EconPapers)
Date: 2009
References: Add references at CitEc
Citations:

Downloads: (external link)
https://journals.sagepub.com/doi/10.1080/15501320802581557 (text/html)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:sae:intdis:v:5:y:2009:i:6:p:675-692

DOI: 10.1080/15501320802581557

Access Statistics for this article

More articles in International Journal of Distributed Sensor Networks
Bibliographic data for series maintained by SAGE Publications ().