High performance FPGA based secured hardware model for IoT devices

Anurag Shrivastava (), D. Haripriya (), Yogini Dilip Borole (), Archana Nanoty (), Charanjeet Singh () and Divyansh Chauhan ()
Additional contact information
Anurag Shrivastava: Lakshmi Narain College of Technology and Science
D. Haripriya: SRM Institute of Science and Technology,
Yogini Dilip Borole: G H Raisoni Institute of Engineering and Technology
Archana Nanoty: CVM University
Charanjeet Singh: Deenbandhu Chhotu Ram University of Science and Technology
Divyansh Chauhan: Chitkara University

International Journal of System Assurance Engineering and Management, 2022, vol. 13, issue 1, No 74, 736-741

Abstract: Abstract Data transmission is always vulnerable to assault on the digital side. Cipher strength analysis is a crucial component of a business or academic safety evaluation. For data security, a robust encryption process is needed. Therefore, Advanced Encryption Standard (AES), an encoding requirement that was better than the standard, was modified in 2001 by the US National Institute of Standards and Technology. The AES algorithm is solely based on the design of substitution-permutation network concept and performs well in both software and hardware. The described method is an algorithm that uses a single identical secret key for encryption and decryption. Public or private, commercial etc. programmes are not allowed to utilise it. To date, significant research on spot methods is presently being conducted to protect further the AES algorithm. This research work focuses on describing the comparison of time and performance when two FPGAs are utilized for the architecture of the AES. This work introduces a methodology of encrypting AES algorithm for fast processing of IoT devices. In this, the AES algorithm are implemented on two FPGAs and it has been realized that the Spartan-6 FPGA provides better throughput and less time delay to the FPGA based IoT devices.

Keywords: FPGA; AES; DES; Encryption; Decryption; IoT; Time; Performance; Hold delay; Setup delay; Throughput; Data transmission (search for similar items in EconPapers)
Date: 2022
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
http://link.springer.com/10.1007/s13198-021-01605-x Abstract (text/html)
Access to the full text of the articles in this series is restricted.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:ijsaem:v:13:y:2022:i:1:d:10.1007_s13198-021-01605-x

Ordering information: This journal article can be ordered from
http://www.springer.com/engineering/journal/13198

DOI: 10.1007/s13198-021-01605-x

Access Statistics for this article

International Journal of System Assurance Engineering and Management is currently edited by P.K. Kapur, A.K. Verma and U. Kumar

More articles in International Journal of System Assurance Engineering and Management from Springer, The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().