A VLSI design of clock gated technique based ADC lock-in amplifier

M. Saritha (), M. Lavanya (), G. Ajitha (), Mulinti Narendra Reddy (), P. Annapurna (), M. Sreevani (), S. Swathi (), S. Sushma () and Vallabhuni Vijay ()
Additional contact information
M. Saritha: Institute of Aeronautical Engineering, Dundigal
M. Lavanya: Institute of Aeronautical Engineering, Dundigal
G. Ajitha: Institute of Aeronautical Engineering, Dundigal
Mulinti Narendra Reddy: Institute of Aeronautical Engineering, Dundigal
P. Annapurna: Institute of Aeronautical Engineering, Dundigal
M. Sreevani: Institute of Aeronautical Engineering, Dundigal
S. Swathi: Institute of Aeronautical Engineering, Dundigal
S. Sushma: Institute of Aeronautical Engineering, Dundigal
Vallabhuni Vijay: Institute of Aeronautical Engineering, Dundigal

International Journal of System Assurance Engineering and Management, 2022, vol. 13, issue 5, No 47, 2743-2750

Abstract: Abstract Nowadays, the modern microelectronics digital communication systems are using low power and efficient design for wide variety of applications in real world. Recent researchers focusing on amplifier circuits for increasing applications with novel designs; conventional method uses FinFET CMOS design, and other reconfigurable designs, which consumes much power on designing and to overcome the design complexity of existing work, the proposed optimal power reduction strategy is employed on the ADC lock-in amplifier. Here the two stage lock-in amplifier is constructed with gated clocking of DFF switching strategy to reduce the power consumption and to obtain better results than previous works. Virtext FPGA model of amplifier is designed with Xilinx ISE 14.2 tool. The design of lock-in Amplifier has both sensing stage and latch stage with better sampling periods of edge triggering state, which improves the performance. High speed FPGA with mixed signal processing application is capable for this design. Experimental results analyzed with the power, area and delay as major concern and switching state with clocking model determines the high speed design. By comparing with the previous work, the proposed work is designed to achieve better results.

Keywords: ADC; FPGA Virtex and gated clock; Lock-in amplifier; Power reduction approach (search for similar items in EconPapers)
Date: 2022
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
http://link.springer.com/10.1007/s13198-022-01747-6 Abstract (text/html)
Access to the full text of the articles in this series is restricted.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:ijsaem:v:13:y:2022:i:5:d:10.1007_s13198-022-01747-6

Ordering information: This journal article can be ordered from
http://www.springer.com/engineering/journal/13198

DOI: 10.1007/s13198-022-01747-6

Access Statistics for this article

International Journal of System Assurance Engineering and Management is currently edited by P.K. Kapur, A.K. Verma and U. Kumar

More articles in International Journal of System Assurance Engineering and Management from Springer, The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().