Design and analysis of a novel compact quaternary adder

S. Lakshmanachari (), Shaik Sadulla (), G. S. R. Satyanarayana (), Vallabhuni Vijay (), Pittala Chandra Shaker (), K. Indira () and S. Swathi ()
Additional contact information
S. Lakshmanachari: Institute of Aeronautical Engineering
Shaik Sadulla: KKR & KSR Institute of Technology and Sciences
G. S. R. Satyanarayana: Vignan’s Foundation for Science Technology and Research University
Vallabhuni Vijay: Institute of Aeronautical Engineering
Pittala Chandra Shaker: MLR Institute of Technology
K. Indira: Institute of Aeronautical Engineering
S. Swathi: Institute of Aeronautical Engineering

International Journal of System Assurance Engineering and Management, 2024, vol. 15, issue 7, No 18, 3076-3087

Abstract: Abstract Short channel effects, where the channel length is equivalent to the source and drain junction depletion layer thicknesses, are becoming more prevalent. The need for alternative technologies has grown significantly due to these consequences; in scaled CMOS circuits, Drain-induced barrier lowering, velocity saturation, quantum confinement, and hot carrier degradation are examples of these effects. Furthermore, the limited area required through interconnections and the scaling effort to build more efficient and denser circuits has been hampered by the increased power density in nanoscale binary circuits. As a result, building effective nanoscale multiple-valued circuits is critical. This work proposes a low-power, small-area quaternary adder based on CNTFET switching logic. The proposed design reduces the number of transistors, size, and power consumption while maintaining full-swing operation and output driving capabilities. The Stanford Virtual-Source Carbon Nanotube Field Effect Transistor Model version 1.01 simulates the recommended design using sub-15 nm CNFET technology. Binary logic has become extremely difficult as the VLSI industry progresses. Adder logic, such as ternary and Quaternary adder logic, are examples of MVL, a multi-valued logic utilized to address this difficulty. Quaternary logic has four inputs: 0, 1, 2, 3, and so on 0, 0.2, 0.4, and 0.6 are the values for these inputs. Regarding chip size and interconnection complexity, MVL designs outperform binary logic architectures. To ensure this promising proposed design works appropriately, voltage dividers are used to construct basic gates, half-adders, and full-adders.

Keywords: CNFET Adder; Multi-value logic; Quaternary logic (search for similar items in EconPapers)
Date: 2024
References: View references in EconPapers View complete reference list from CitEc
Citations:

Downloads: (external link)
http://link.springer.com/10.1007/s13198-024-02316-9 Abstract (text/html)
Access to the full text of the articles in this series is restricted.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:ijsaem:v:15:y:2024:i:7:d:10.1007_s13198-024-02316-9

Ordering information: This journal article can be ordered from
http://www.springer.com/engineering/journal/13198

DOI: 10.1007/s13198-024-02316-9

Access Statistics for this article

International Journal of System Assurance Engineering and Management is currently edited by P.K. Kapur, A.K. Verma and U. Kumar

More articles in International Journal of System Assurance Engineering and Management from Springer, The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().