VLSI floor planning on FIR filter design with multi-objective hybrid optimization: combining Chimp Optimization and Feedback Artificial Tree Algorithm

Pattalunaidu Tamarana () and A. Kamala Kumari
Additional contact information
Pattalunaidu Tamarana: Andhra University
A. Kamala Kumari: Andhra University

International Journal of System Assurance Engineering and Management, 2025, vol. 16, issue 9, No 2, 2966 pages

Abstract: Abstract For the VLSI circuit to be designed, floor planning is essential. Since floor planning describes the size, shape, and locations of modules on a chip, it is a critical design step in VLSI physical design since it estimates the chip's overall area, interconnects, and latency. A well-thought-out floor layout results in an ASIC design with increased performance and the ideal amount of space. Effective floor plan optimization is required to improve performance and lower resource consumption due to the growing complexity of VLSI circuit designs. Inefficiencies result from traditional optimization techniques' inability to balance several goals, such as wire length reduction and area minimization. In order to overcome these drawbacks, this work presents the Combined FAT and Chimp Algorithm (CFAT-CA), an innovative hybrid optimization strategy that integrates standard CO and FAT. Numerous objectives are taken into consideration, including area, penalty function, and wire length. The layout takes up less room due to wire length and optimal area estimation. Consequently, there is less layout area. The effectiveness of the predicted model in lowering the area associated with floor planning is validated by analysis of the suggested CFAT-CA-based multi-objective model. The proposed model has attained the FIR filter's minimum overlap value, which was very nearly zero, when compared to existing state of art models.

Keywords: Floor plan; Wirelength; Area; Lattice filter; Multi-objective hybrid optimization (search for similar items in EconPapers)
Date: 2025
References: Add references at CitEc
Citations:

Downloads: (external link)
http://link.springer.com/10.1007/s13198-025-02812-6 Abstract (text/html)
Access to the full text of the articles in this series is restricted.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:ijsaem:v:16:y:2025:i:9:d:10.1007_s13198-025-02812-6

Ordering information: This journal article can be ordered from
http://www.springer.com/engineering/journal/13198

DOI: 10.1007/s13198-025-02812-6

Access Statistics for this article

International Journal of System Assurance Engineering and Management is currently edited by P.K. Kapur, A.K. Verma and U. Kumar

More articles in International Journal of System Assurance Engineering and Management from Springer, The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().