Scheduling semiconductor test operations: Minimizing maximum lateness and number of tardy jobs on a single machine

Reha Uzsoy, Chung‐Yee Lee and Louis A. Martin‐Vega

Naval Research Logistics (NRL), 1992, vol. 39, issue 3, 369-388

Abstract: We examine a class of single‐machine scheduling problems with sequence‐dependent setup times that arise in the context of semiconductor test operations. We present heuristics for the problems of minimizing maximum lateness with dynamic arrivals and minimizing number of tardy jobs. We exploit special problem structure to derive worst‐case error bounds. The special problem structure also enables us to derive dynamic programming procedures for the problems where all jobs are available simultaneously.

Date: 1992
References: View references in EconPapers View complete reference list from CitEc
Citations: View citations in EconPapers (2)

Downloads: (external link)
https://doi.org/10.1002/1520-6750(199204)39:33.0.CO;2-F

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:wly:navres:v:39:y:1992:i:3:p:369-388

Access Statistics for this article

More articles in Naval Research Logistics (NRL) from John Wiley & Sons
Bibliographic data for series maintained by Wiley Content Delivery ().