Supercomputing with Novel Architectures

R. G. Evans and S. Wilson
Additional contact information
R. G. Evans: Rutherford Appleton Laboratory
S. Wilson: Rutherford Appleton Laboratory

A chapter in Supercomputational Science, 1990, pp 13-23 from Springer

Abstract: Abstract The increase in speed of electronic computing machines in the period 1950–90 was attributable to improvements in electronic engineering and to the use of parallel computation. Until the early seventies the parallel computation was to a large extent transparent to the computer user. Since that time, however, this has ceased to be the case and the user has found it necessary to familiarize himself with some of the details of the machine architecture in order to exploit the capabilities of the particular target machine effectively. “Conventional” architectures are typified by the CRAY range of machines, which have a small number of very powerful vector processors sharing a common memory. On the other hand, “novel” architectures usually have a large number of less powerful processors together with a distributed memory.

Keywords: Processing Element; Memory Unit; Switch Unit; Float Point Operation; Multiple Data Stream (search for similar items in EconPapers)
Date: 1990
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-1-4684-5820-6_3

Ordering information: This item can be ordered from
http://www.springer.com/9781468458206

DOI: 10.1007/978-1-4684-5820-6_3

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().