RL for Placement and Partitioning

Anna Goldie () and Azalia Mirhoseini ()
Additional contact information
Anna Goldie: Google Brain
Azalia Mirhoseini: Google Brain

Chapter Chapter 8 in Machine Learning Applications in Electronic Design Automation, 2022, pp 205-220 from Springer

Abstract: Abstract This chapter starts by describing the problem of chip placement, a time-consuming stage in the overall chip design process and a challenging combinatorial optimization problem. Next, this chapter delves briefly into the six decades of prior work on this important topic. The heart of the chapter is an overview of deep RL, a primer on how to formulate chip placement as a deep RL problem, and a detailed description of a recent RL-based approach to chip placement. The chapter concludes with a discussion of other applications for RL-based methods and their implications for the future of chip design.

Keywords: Deep reinforcement learning; Graph neural networks; Domain-adaptive policies; ML for combinatorial optimization; Physical design; Macro placement (search for similar items in EconPapers)
Date: 2022
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-3-031-13074-8_8

Ordering information: This item can be ordered from
http://www.springer.com/9783031130748

DOI: 10.1007/978-3-031-13074-8_8

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().