EconPapers    
Economics at your fingertips  
 

Software Implementation of Floating-Point Arithmetic

Jean-Michel Muller, Nicolas Brunie, Florent de Dinechin, Claude-Pierre Jeannerod, Mioara Joldes, Vincent Lefèvre, Guillaume Melquiond, Nathalie Revol and Serge Torres
Additional contact information
Jean-Michel Muller: CNRS - LIP
Nicolas Brunie: Kalray
Florent de Dinechin: INSA-Lyon - CITI
Claude-Pierre Jeannerod: Inria - LIP
Mioara Joldes: CNRS - LAAS
Vincent Lefèvre: Inria - LIP
Guillaume Melquiond: Inria - LRI
Nathalie Revol: Inria - LIP
Serge Torres: ENS-Lyon - LIP

Chapter Chapter 9 in Handbook of Floating-Point Arithmetic, 2018, pp 321-374 from Springer

Abstract: Abstract The previous chapter has presented the basic paradigms used for implementing floating-point arithmetic in hardware. However, some processors may not have such dedicated hardware, mainly for cost reasons. When it is necessary to handle floating-point numbers on such processors, one solution is to implement floating-point arithmetic in software.

Keywords: Binary Floating-Point; Significand; Sticky Bit; Biased Exponent; Exponent Results (search for similar items in EconPapers)
Date: 2018
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-3-319-76526-6_9

Ordering information: This item can be ordered from
http://www.springer.com/9783319765266

DOI: 10.1007/978-3-319-76526-6_9

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().

 
Page updated 2026-07-12
Handle: RePEc:spr:sprchp:978-3-319-76526-6_9