High-Speed Data Transmission Technology for the NEC SX-9

Hiroshi Yamaguchi () and Hiroshi Takahara ()
Additional contact information
Hiroshi Yamaguchi: NEC Corporation, IT Hardware Operations Unit
Hiroshi Takahara: NEC Corporation, HPC Division

A chapter in High Performance Computing on Vector Systems 2010, 2010, pp 63-71 from Springer

Abstract: Abstract The SX Series has an advanced architecture of large-scale shared memory, high-speed data transfer between the CPU and the memory, and an ultra high speed network interconnecting nodes. One of its key technologies in achieving high system efficiency is the fast data transmission between LSIs making up the system, which highly relies on the LSI and circuit technologies, as well as their inspection technologies. NEC has developed sophisticated technologies for CMOS, high-speed interface for efficient data transfer, high speed and low skew clock distribution, and noise reduction. This paper outlines key technologies that enable high performance of the SX-9 supercomputer on real scientific applications from the view point of fundamental technologies.

Keywords: Power Noise; Transmission Path; Circuit Technology; Wiring Board; Power Supply Noise (search for similar items in EconPapers)
Date: 2010
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-3-642-11851-7_5

Ordering information: This item can be ordered from
http://www.springer.com/9783642118517

DOI: 10.1007/978-3-642-11851-7_5

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().