High-Level Synthesis in VLSI Design

Apoorva S. Shastri
Additional contact information
Apoorva S. Shastri: Dr. Vishwanath Karad MIT World Peace University, Institute of Artificial Intelligence

Chapter Chapter 2 in Optimization Methods in VLSI Design, 2025, pp 31-58 from Springer

Abstract: Abstract High-level Synthesis is a step used in VLSI design to convert an architecture behavior model, typically coded in C, C++ or SystemC, to a Register transfer language (RTL) model. This step is profoundly used in front end cycle of chip design in VLSI industry. RTL model is essentially a Verilog or VHDL model. Industry uses Synopsys Fusion Compiler (FC) or Synopsys Design Compiler (DC) for HLS. HLS helps implement the architecture’s function in a way which consumes least power, least area and maximizes performance. This chapter circles various HLS methods used in VLSI. The techniques discussed estimate the operation age of an integrated circuit, solve Boolean Satisfiability for computer-aided design problem and summarize methods in integrated circuit reverse engineering with Latency-sensitive HLS for complex DSP Design. Gate sizing with pipelining constraints and geometric programing is also discussed in this chapter. Crosstalk noise mitigation through variable gate bias transmission gate is covered.

Date: 2025
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-981-95-2457-0_2

Ordering information: This item can be ordered from
http://www.springer.com/9789819524570

DOI: 10.1007/978-981-95-2457-0_2

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().