Optimization Approaches for Clocking and Delay Minimization

Apoorva S. Shastri
Additional contact information
Apoorva S. Shastri: Dr. Vishwanath Karad MIT World Peace University, Institute of Artificial Intelligence

Chapter Chapter 6 in Optimization Methods in VLSI Design, 2025, pp 183-205 from Springer

Abstract: Abstract Clocking is another critical step in VLSI chip design. Majority of the design blocks are sequential in nature and can’t work without a clock source and clock delivery structure in place. Most events which are synchronous in nature happen on clock edges. While implementing a clock tree in the design, we are faced with multiple challenges like clock synchronization, clock delay, clock skew and jitters. The following chapter discusses techniques used for clock optimizations and delay reduction of better performance. Various algorithms like performance analysis of nano-scaled FinFETs, Radiation hardened NMOS only Schmitt trigger-based latch design, a novel 4:2 compressor architecture for high performance application, clock skew reduction for peak current reduction is discussed in the chapter.

Date: 2025
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-981-95-2457-0_6

Ordering information: This item can be ordered from
http://www.springer.com/9789819524570

DOI: 10.1007/978-981-95-2457-0_6

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().