VLSI Circuits and Approximate Computing

Apoorva S. Shastri
Additional contact information
Apoorva S. Shastri: Dr. Vishwanath Karad MIT World Peace University, Institute of Artificial Intelligence

Chapter Chapter 7 in Optimization Methods in VLSI Design, 2025, pp 207-231 from Springer

Abstract: Abstract This chapter discusses VLSI circuits and approximate computing, which are the upcoming fields in VLSI design. This chapter focuses on Tunable Memristor emulators. This is a CNFET based tuneable memristor emulator. It also discusses a VDTA based robust electronic lead tunable memristor emulator circuit along with methods that focus on analysis and characterization of leakage reduction. A multi bit soft error immune SRAM cell for low power application is also discussed in this chapter using BitMAC. Along with these a bit serial computation based efficient multiply accumulate unit. For a deep neural network accelerator is discussed. Design of low power multiplier with less area using quaternary carry. Incremental adder for newfangled processor. After that, an ultra-low power and fast voltage level shifter using Mullar C-cell for VLSI system is also discussed.

Date: 2025
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-981-95-2457-0_7

Ordering information: This item can be ordered from
http://www.springer.com/9789819524570

DOI: 10.1007/978-981-95-2457-0_7

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().