A SVM Surrogate Model Based Method for Yield Optimization in Electronic Circuit Design

Angelo Ciccazzo (), Gianni Di Pillo () and Vittorio Latorre ()
Additional contact information
Angelo Ciccazzo: ST Microelectronics, Stradale Primosole 50, 95121 Catania, Italy
Gianni Di Pillo: Department of Computer, Control and Management Engineering, Universita' degli Studi di Roma "La Sapienza"
Vittorio Latorre: Department of Computer, Control and Management Engineering, Universita' degli Studi di Roma "La Sapienza"

No 2015-03, DIAG Technical Reports from Department of Computer, Control and Management Engineering, Universita' degli Studi di Roma "La Sapienza"

Abstract: Yield optimization is a challenging topic in electronic circuit design. Methods for Yield optimization based on Montecarlo analysis of a circuit whose behavior is reproduced by simulations usually require too many time expensive simulations to be effective for iterative optimization. In this work we take inspiration from both the Montecarlo analysis based methods and machine learning methods in order to realize a methodology able to perform the Yield optimization in a more efficient way. The method we propose tackles the Yield optimization problem by embedding the training of a support vector machine surrogate model and the generation of a Montecarlo analysis into the optimization procedure. We report the numerical results obtained by using the proposed method for the design of two real consumer circuits provided by ST Microelectronics, and we compare these results with the ones obtained using the industrial benchmark currently adopted at ST Microelectronics for Yield optimization. These preliminary results show that the method is promising to be very efficient and capable of reaching design solutions with high values of the Yield.

Keywords: Collaborative project; development methodology; EU project; user-centered design; agile methods (search for similar items in EconPapers)
Date: 2015
References: View references in EconPapers View complete reference list from CitEc
Citations:

Downloads: (external link)
http://www.dis.uniroma1.it/~bibdis/RePEc/aeg/report/2015-03.pdf First version, 2015 (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:aeg:report:2015-03

Access Statistics for this paper

More papers in DIAG Technical Reports from Department of Computer, Control and Management Engineering, Universita' degli Studi di Roma "La Sapienza" Contact information at EDIRC.
Bibliographic data for series maintained by Antonietta Angelica Zucconi ( this e-mail address is bad, please contact ).