Emulator Based on Switching Functions for a Dual Interleaved Buck-Boost Converter

Marco Antonio Sánchez Vázquez, Ismael Araujo-Vargas and Kevin Cano-Pulido

Mathematical Problems in Engineering, 2019, vol. 2019, 1-10

Abstract:

Under the unavailability of some components of a complex system, the Hardware In the Loop ( HIL ) tool allows the emulation of other subsystems. When these devices are not available, a customized emulator can be developed based on the Piecewise Linear Model ( PWLM ) and a numerical method for solving the differential equations system. However, these implementations require the use of a Field Programmable Gate Array ( FPGA ) with extensive hardware resources. In this article we propose the use of switching functions for the modeling of power converters of a Hybrid Power System ( HPS ), allowing the reduction of hardware resources of the FPGA, and the number of steps per switching cycle is increased. The results are compared with SABER simulations and a PWLM evaluated with the Euler method.

Date: 2019
References: Add references at CitEc
Citations:

Downloads: (external link)
http://downloads.hindawi.com/journals/MPE/2019/5930548.pdf (application/pdf)
http://downloads.hindawi.com/journals/MPE/2019/5930548.xml (text/xml)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:hin:jnlmpe:5930548

DOI: 10.1155/2019/5930548

Access Statistics for this article

More articles in Mathematical Problems in Engineering from Hindawi
Bibliographic data for series maintained by Mohamed Abdelhakeem ().