Numerical simulation approach on stress and strain for chip scale package under thermal cycling

Yang Ping and Wei Li

International Journal of Manufacturing Technology and Management, 2009, vol. 18, issue 3, 300-307

Abstract: In this paper, a two dimensional with one-half of cross-section model and a three dimensional with one-fourth of whole package model were built respectively to simulate the thermal stress and strain of CSP-SOC. The simulation results show the maximum deformation of the whole package occurs in PCB and the maximum stress and strain occurs in the outer solder balls. In the mean time, it is found that the maximum elastic strain exists in the interface of the solder balls and PCB, but the minimum strain exists in the underfill tape, the whole package stress occurs in the edge area of chip.

Keywords: chip scale packages; temperature cycling; thermal stress; elastic strain; simulation; solder balls; PCBs; printed circuit boards; deformation. (search for similar items in EconPapers)
Date: 2009
References: Add references at CitEc
Citations:

Downloads: (external link)
http://www.inderscience.com/link.php?id=26386 (text/html)
Access to full text is restricted to subscribers.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:ids:ijmtma:v:18:y:2009:i:3:p:300-307

Access Statistics for this article

More articles in International Journal of Manufacturing Technology and Management from Inderscience Enterprises Ltd
Bibliographic data for series maintained by Sarah Parker ().