High speed and area efficient coded input BCSM shared LUT-based FIR filter architecture

S. C. Prasanna (), Britto Pari James () and Vaithiyanathan Dhandapani ()
Additional contact information
S. C. Prasanna: SRM Valliammai Engineering College
Britto Pari James: Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology
Vaithiyanathan Dhandapani: National Institute of Technology Delhi

International Journal of System Assurance Engineering and Management, 2024, vol. 15, issue 7, No 15, 3027-3038

Abstract: Abstract Recent advancements in communication technologies demand optimal filter design for the relevant application. This work proposes an efficient lookup table (LUT) based pipelined reconfigurable finite impulse response filter (FIR) architecture. This LUT utilized FIR filter structure is implemented with various filter orders. The proposed LUT approach comprises effective coding of input as well as sharing of common binary terms that is sharing of binary common subexpression multiplication (BCSM) terms which are used to curtail the number of memory positions which brings out lower area occupancy. Further, the availability of multiplied terms in LUT enhances the speed of operation to a significant extent. The proposed filter with a LUT-based inner product generation scheme achieves good performance in terms of delay, area, and power. The proposed filter architecture is implemented in Xilinx and Altera—FPGA platforms using hybrid parameterizable Verilog cores. The performance parameters such as slice count, maximum frequency, and delay for different orders as well as different address lengths are considered for the analysis of the proposed architecture. The proposed filter structure achieves speed improvement and minimized area when examined with the existing FIR Filter architectures. The suggested filter architecture provides a maximum frequency of operation of 400 MHz as well as an 80% reduction in the area over the conventional architectures.

Keywords: FIR filter; Look-up table (LUT); Distributed arithmetic (DA); Binary common subexpression multiplication (BCSM); FPGA (search for similar items in EconPapers)
Date: 2024
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
http://link.springer.com/10.1007/s13198-024-02312-z Abstract (text/html)
Access to the full text of the articles in this series is restricted.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:ijsaem:v:15:y:2024:i:7:d:10.1007_s13198-024-02312-z

Ordering information: This journal article can be ordered from
http://www.springer.com/engineering/journal/13198

DOI: 10.1007/s13198-024-02312-z

Access Statistics for this article

International Journal of System Assurance Engineering and Management is currently edited by P.K. Kapur, A.K. Verma and U. Kumar

More articles in International Journal of System Assurance Engineering and Management from Springer, The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().