Modelling the Performance of the Gaussian Chemistry Code on x86 Architectures

Joseph Antony (), Mike J. Frisch and Alistair P. Rendell ()
Additional contact information
Joseph Antony: The Australian National University, Department of Computer Science
Mike J. Frisch: Gaussian Inc.
Alistair P. Rendell: The Australian National University, Department of Computer Science

A chapter in Modeling, Simulation and Optimization of Complex Processes, 2008, pp 49-58 from Springer

Abstract: Abstract Gaussian is a widely used scientific code with application areas in chemistry, biochemistry and material sciences. To operate efficiently on modern architectures Gaussian employs cache blocking in the generation and processing of the two-electron integrals that are used by many of its electronic structure methods. This study uses hardware performance counters to characterise the cache and memory behavior of the integral generation code used by Gaussian for Hartree-Fock calculations. A simple performance model is proposed that aims to predict overall performance as a function of total instruction and cache miss counts. The model is parameterised for three different x86 processors — the Intel Pentium M, the P4 and the AMD Opteron. Results suggest that the model is capable of predicting execution times to an accuracy of between 5 and 15%.

Date: 2008
References: Add references at CitEc
Citations:

There are no downloads for this item, see the EconPapers FAQ for hints about obtaining it.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:spr:sprchp:978-3-540-79409-7_4

Ordering information: This item can be ordered from
http://www.springer.com/9783540794097

DOI: 10.1007/978-3-540-79409-7_4

Access Statistics for this chapter

More chapters in Springer Books from Springer
Bibliographic data for series maintained by Sonal Shukla () and Springer Nature Abstracting and Indexing ().