A study of high-speed analog-computer performance (the astrac I system performance)

Thomas A. Brubaker

Mathematics and Computers in Simulation (MATCOM), 1964, vol. 6, issue 2, 77-88

Abstract: Increased interest in high-speed hybrid analog/digital computation has led to the development of the Arizona Statistical Repetitive Analog Computer (ASTRAC I), which employs inexpensive digital logic to control a high-speed repetitive analog computer. The design of the machine has been described elsewhere; this paper reports the results of the error analysis performed on the linear analog computing elements and digital timing circuits. The results are of particular interest for the design of new computing systems of this type.

Date: 1964
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
http://www.sciencedirect.com/science/article/pii/S0378475464800148
Full text for ScienceDirect subscribers only

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:eee:matcom:v:6:y:1964:i:2:p:77-88

DOI: 10.1016/S0378-4754(64)80014-8

Access Statistics for this article

Mathematics and Computers in Simulation (MATCOM) is currently edited by Robert Beauwens

More articles in Mathematics and Computers in Simulation (MATCOM) from Elsevier
Bibliographic data for series maintained by Catherine Liu ().