Acceleration based on multicore architecture

Viacjadrová architektúra zameraná na akceleráciu výpočtov

Liberios Vokorokos and Eva Chovancová

Acta Informatica Pragensia, 2013, vol. 2013, issue 1, 79-90

Abstract: Multicore processors can be designed also as accelerator of time-consuming calculations. This work is focused on architecture design, which can accelerate computing in computer vision. In this paper are shown design possibilities for multicore architectures, whereby the specialized processor is proposed as representative of Harvard architecture. The proposed architecture based on computing parallelization allows accelerating the time-consuming calculations in computer vision.

Keywords: multicore architecture; thresholding; image; processor; chip; mapping; parallelization; viacjadrová architektúra; prahovanie; obraz; procesor; čip; mapovanie; paralelizácia (search for similar items in EconPapers)
Date: 2013
References: View complete reference list from CitEc
Citations:

Downloads: (external link)
http://aip.vse.cz/doi/10.18267/j.aip.15.html (text/html)
http://aip.vse.cz/doi/10.18267/j.aip.15.pdf (application/pdf)
free of charge

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:prg:jnlaip:v:2013:y:2013:i:1:id:15:p:79-90

Ordering information: This journal article can be ordered from
Redakce Acta Informatica Pragensia, Katedra systémové analýzy, Vysoká škola ekonomická v Praze, nám. W. Churchilla 4, 130 67 Praha 3
http://aip.vse.cz

DOI: 10.18267/j.aip.15

Access Statistics for this article

Acta Informatica Pragensia is currently edited by Editorial Office

More articles in Acta Informatica Pragensia from Prague University of Economics and Business Contact information at EDIRC.
Bibliographic data for series maintained by Stanislav Vojir ().