Evaluation and validation of efficient hierarchical interconnection in multi-processor system on chip

Xiaoxu Zhang, Hao Chen and Yinan Wu

Cyber-Physical Systems, 2025, vol. 11, issue 2, 113-138

Abstract: Multiprocessor system-on-chip (MPSoC) is increasingly used in today’s complicated embedded systems. This paper uses an efficient Hierarchical Interconnection Framework (EHIF) to improve throughput and latency over traditional 3D mesh NoC. The suggested router is hierarchical with one module handling inter-layer communication and intra-layer communication. The EHIF compares well to the traditional 3D mesh in terms of area and power consumption. The EHIF method reduced the execution time without increasing the memory buffer size to optimise time and memory. It achieves a high performance ratio, throughput, low power consumption, latency and delay compared to other methods

Date: 2025
References: Add references at CitEc
Citations:

Downloads: (external link)
http://hdl.handle.net/10.1080/23335777.2024.2326931 (text/html)
Access to full text is restricted to subscribers.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:taf:tcybxx:v:11:y:2025:i:2:p:113-138

Ordering information: This journal article can be ordered from
http://www.tandfonline.com/pricing/journal/tcyb20

DOI: 10.1080/23335777.2024.2326931

Access Statistics for this article

Cyber-Physical Systems is currently edited by Yang Xiao

More articles in Cyber-Physical Systems from Taylor & Francis Journals
Bibliographic data for series maintained by Chris Longhurst ().