Design and verification of improved CMERE against power analysis attacks

Hridoy Jyoti Mahanta, Abhilash Chakraborty and Ajoy Kumar Khan

Cyber-Physical Systems, 2020, vol. 6, issue 3, 165-179

Abstract: The CMERE algorithm was designed to resist DPA attacks on modular exponentiation. It was implemented and tested at the algorithmic level for different key sizes of the RSA cryptosystems. The strength of CMERE lied on the facts that it could be implemented both on left-to-right and right-to-left binary methods for modular exponentiation without any changes in the original algorithm. Also, the execution of modular exponentiation was completely bit independent making it a very strong countermeasure against simple and differential power analysis attacks. In this paper, we have verified the CMERE algorithm at hardware level using VHDL. During formal verification with VHDL on FPGA, the algorithm was modified for practical implementation. However, the overall strength of the improved CMERE algorithm remains the same as the original algorithm.

Date: 2020
References: Add references at CitEc
Citations:

Downloads: (external link)
http://hdl.handle.net/10.1080/23335777.2020.1769735 (text/html)
Access to full text is restricted to subscribers.

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:taf:tcybxx:v:6:y:2020:i:3:p:165-179

Ordering information: This journal article can be ordered from
http://www.tandfonline.com/pricing/journal/tcyb20

DOI: 10.1080/23335777.2020.1769735

Access Statistics for this article

Cyber-Physical Systems is currently edited by Yang Xiao

More articles in Cyber-Physical Systems from Taylor & Francis Journals
Bibliographic data for series maintained by Chris Longhurst ().