Fully Integrated Memristor and Its Application on the Scroll-Controllable Hyperchaotic System

Jie Jin and Li Cui

Complexity, 2019, vol. 2019, 1-8

Abstract:

In this paper, a fully integrated memristor emulator using operational amplifiers (OAs) and analog multipliers is simulated. Based on the fully integrated memristor, a scroll-controllable hyperchaotic system is presented. By controlling the nonlinear function with programmable switches, the memristor-based hyperchaotic system achieves controllable scroll numbers. Moreover, the memristor-based hyperchaotic system is fully integrated in one single chip, and it achieves lower supply voltage, lower power dissipation, and smaller chip area. The fully integrated memristor and memristor-based hyperchaotic system are verified with the GlobalFoundries’ 0.18 μ m CMOS process using Cadence IC Design Tools. The postlayout simulation results demonstrate that the memristor-based fully integrated hyperchaotic system consumes 90.5 mW from ±2.5 V supply voltage and it takes a compact chip area of 1.8 mm 2 .

Date: 2019
References: View complete reference list from CitEc
Citations: View citations in EconPapers (4)

Downloads: (external link)
http://downloads.hindawi.com/journals/8503/2019/4106398.pdf (application/pdf)
http://downloads.hindawi.com/journals/8503/2019/4106398.xml (text/xml)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:hin:complx:4106398

DOI: 10.1155/2019/4106398

Access Statistics for this article

More articles in Complexity from Hindawi
Bibliographic data for series maintained by Mohamed Abdelhakeem ().