Low-Latency, Small-Area FPGA Implementation of the Advanced Encryption Standard Algorithm

Hoang Trang and Nguyen Van Loi
Additional contact information
Hoang Trang: University of Technology, Vietnam National University Ho Chi Minh City, Ho Chi Minh City, Vietnam
Nguyen Van Loi: IC Design Research & Education Center, Vietnam National University Ho Chi Minh City, Ho Chi Minh City, Vietnam

International Journal of Distributed Systems and Technologies (IJDST), 2013, vol. 4, issue 1, 56-77

Abstract: This paper presents a Field-Programmable Gate Array (FPGA) implementation of an Advanced Encryption Standard (AES) algorithm using approach of combination iterative looping and Look-Up Table (LUT)-based S-box with block and key size of 128 bits. Modifications in the way of loading data out in AES encryption/decryption, loading key_expansion in Key_Expansion blocks are also proposed. The design is tested with the sample vectors provided by Federal Information Processing Standard (FIPS) 197. The design is implemented on APEX20KC Altera’s FPGA and on Virtex XCV600 Xilinx’s FPGA. For all the authors’ proposals, they are found to be very simple in FPGA-based architecture implementation, better in low latency, and small area, but large in memory, moderate throughput.

Date: 2013
References: Add references at CitEc
Citations:

Downloads: (external link)
http://services.igi-global.com/resolvedoi/resolve. ... 4018/jdst.2013010105 (application/pdf)

Related works:
This item may be available elsewhere in EconPapers: Search for items with the same title.

Export reference: BibTeX RIS (EndNote, ProCite, RefMan) HTML/Text

Persistent link: https://EconPapers.repec.org/RePEc:igg:jdst00:v:4:y:2013:i:1:p:56-77

Access Statistics for this article

International Journal of Distributed Systems and Technologies (IJDST) is currently edited by Nik Bessis

More articles in International Journal of Distributed Systems and Technologies (IJDST) from IGI Global
Bibliographic data for series maintained by Journal Editor ().